First Silicon Solutions

4000 SK Kruse Way Pl. #3-210 • Lake Oswego, OR 97035 Tel: (503) 489-0311 x103 • Fax: (503) 489-0315 www.fs2.com




FPGAView Software for Tektronix Logic Analyzers for Debugging Altera and Xilinx FPGAs

The FPGAView[™] software is a PC Windows-based program designed for use with Tektronix Logic Analyzers (TLA). It enables real-time debugging of Altera and Xilinx FPGAs. Using FPGAView, design engineers can quickly and easily measure signals inside their FPGA design and select which group of internal signals to probe without having to recompile their design. FPGAView simplifies logic analyzer use by automatically updating channel names with the internal signal names selected and providing a mechanism to auto-select channel groupings from the same selection.

FPGAView software makes debugging your FPGA design faster than ever, because the once tedious process of defining and routing the FPGA signals to the external logic analyzer connector and mapping channels for the logic analyzer are all handled by the FPGAView software. To learn more about the Tektronix Logic Analyzer (TLA), visit the web site at www.tektronix.com

The FPGAView software package works with a Tektronix TLA 5000 or 7000 series with Tektronix logic analyzer software version 4.3 or later. It requires the appropriate programming cable for the Altera or Xilinx FPGA, or an FS2 System Navigator probe. It also requires the use of the programming software from the FPGA vendor.



- Speeds debugging of Altera and Xilinx FPGA devices with the Tektronix Logic Analyzer (TLA)
- Convenient control of the FPGA Logic Analyzer Interface (LAI) logic block Bank selection
- Identify and map LAI output pins to external logic analyzer connector faster than ever
- Automatic update of Tek Logic Analyzer (TLA) channel names when selecting a different signal bankWorks with Altera USB Blaster, ByteBlaster, or FS2 System Navigator probes or with the Xilinx programming cable
- Handles multiple LAI instantiations in one device for multiple clock domain support
- PC Windows user interface
- Supports multiple FPGA devices through JTAG chaining
- User can assign a TLA setup file for each bank, making it easy and automatic to reconfigure channel groupings